A spintronic circuit for neuromorphic computing.

We build a spintronic circuit as a basic programmable computing unit for neuromorphic computing. This circuit connects multiple spintronic devices with different functionalities in one circuit using a single fabrication process, which paves ways to fabricate complex neuromorphic computing systems.
Published in Physics
A spintronic circuit for neuromorphic computing.
Like

Share this post

Choose a social network to share with, or copy the URL to share elsewhere

This is a representation of how your post may appear on social media. The actual post will vary between social networks

Neuromorphic Computing

Neuromorphic computing is a promising strategy to overcome fundamental limitations, such as enormous power consumption, by massive parallel data processing, similar to the brain. The idea behind neuromorphic computing is the idea to process information by millions of small processing units in a parallel fashion. These processing units can be rather simple and could be implemented by a wide range of approaches. Thus, a great implementation needs to be great in terms of energy efficiency, footprint, and processing speed. In addition, it should be scalable to networks of millions of devices.

The other properties that we are looking for are non-volatility of the memories and non-linearity of the processing component. Essentially, the memories should keep their memory over long time periods and the processing units should activate above a certain threshold value.

Here we investigate one of the top candidates for this solution based on spintronic nanodevices called magnetic tunnel junctions. Spintronics simply describes that this nanodevice makes use of not just the electrical properties of the electrons, but also the more exotic spin property of the electrons.

Figure 1 Weighted spin torque nano-oscillators (WSTNO) sketch. This circuit consists of two magnetic memories as weights and a larger nanopillar as a spin torque nano-oscillator. The memories are the non-volatile weights and the oscillator is responsible for the non-linear transfer function of the neuron. The magnetization states of the free layer of the magnetic tunnel junction are shown as a color map. A typical spectrum of the oscillation is shown above the oscillator. The background image shows a top-view of the electrical contact structure recorded with a scanning electron microscope.

The proof-of-principle of the Weighted Spin Torque Nano-Oscillator

In this work we want to present the concept and proof-of-principle of the weighted spin torque nano-oscillator (WSTNO) system, which combines multiple spintronic devices with different functions to create a basic programmable computing unit. We implement an artificial neuron as a network of two memories (synapses) and one oscillator (neuron) nanofabricated from the same multifunctional material stack and only varying in lateral dimension. This allows the fabrication of dense magnetic tunnel junction nanopillar networks.

Two smaller elliptical (75 nm x 225 nm) magnetic tunnel junctions are used as memories and one larger circular (300 nm) magnetic tunnel junction is used as processing unit, as shown in Fig. 1. The memories each have two states, called parallel state and anti-parallel state describing the direction in which the magnetization of so-called free layer is pointing. Depending on the direction, the resistance of the memory is either 1000 Ohm or 1700 Ohm. Although the processing unit is made of the same material it functions quite differently. Due to the different shape, the magnetization forms a circular magnetization state that is called vortex state. Then we inject a spin polarized electric current in the vortex structure, meaning the current has excess of one spin direction, and this injection of the excess spin into the vortex structure leads to a motion of the vortex core. A large enough electric current is able to continuously rotate the vortex core around the center of the nanopillar. Thus, this device is called spin torque nano-oscillator. Due to the physics behind this spin transfer torque effect, the oscillation power follows naturally a threshold function behavior that we use in this processing unit.

We measure an integrated oscillator output power above 1 µW and frequency around 245 MHz in nanopillars of 300 nm diameter, as shown in Fig. 2. Due to this high output power and low oscillation frequency, monolithic integration with CMOS technology is less challenging. The required footprint is about 0.017 µm2 per memory and 0.09 µm2 per oscillator, which is very small compared to CMOS-based artificial neurons that are usually more than 100 times larger.

Figure 2 Weighted spin torque nano-oscillator (WSTNO) characterization of one input state. Measured integrated oscillation output power of the WSTNO as a function of the input voltages for one of the possible memory states. Both memories are here in the low resistance state and have an amplified influence on the oscillation excitation. The contour of 1 µW output power is shown in red. The insert shows a typical spectrum of the oscillation that is integrated to obtain the output power values.

Our Long-Term Vision

The weighted spin torque nano-oscillator is a basic programmable computing unit for neuromorphic computing systems that combines the non-volatility and non-linearity properties of magnetic tunnel junctions. This circuit is fabricated in a single fabrication process from a multifunctional material stack, which paves ways to fabricate more complex neuromorphic computing systems. Our long-term vision is to develop a unique platform for next-generation complex neuromorphic computation system with improved performance compared to existing CMOS computing systems, filling the gap between the capability of current computers and the brain.

Please sign in or register for FREE

If you are a registered user on Research Communities by Springer Nature, please sign in

Follow the Topic

Physics and Astronomy
Physical Sciences > Physics and Astronomy

Related Collections

With collections, you can get published faster and increase your visibility.

Neuromorphic Hardware and Computing 2024

An interdisciplinary approach is being taken to address the challenge of creating more efficient and intelligent computing systems that can perform diverse tasks, to design hardware with increasing complexity from single device to system architecture level, and to develop new theories and brain-inspired algorithms for future computing. In this cross-journal collection, we aim to bring together cutting-edge research of neuromorphic architecture and hardware, computing algorithms and theories, and the related innovative applications.

Publishing Model: Hybrid

Deadline: Feb 28, 2025

Industry Showcase

From spinouts to multinationals, here we celebrate the industrial innovation and industry-academia collaborations that enrich the pages of Communications Engineering. Research presented here has at least one author with their primary affiliation as a commercial enterprise. We are now formally welcoming contributions which satisfy this criteria in an official call for papers.

Publishing Model: Open Access

Deadline: Dec 31, 2024