VdW polarity-engineered 3D integration of 2D complementary logic

Published in Materials
Like

Share this post

Choose a social network to share with, or copy the URL to share elsewhere

This is a representation of how your post may appear on social media. The actual post will vary between social networks

This cartoon video describes the mechanism of the van der  Waals polarity-engineering of a 2D semiconductor. The n-type MoS2 transistor can be readily shifted into p-type, simply by being brought into contact with a few-layered CrOCl. Such interfacial coupling (with a quantum origin of e-e interaction) can lead to 2D p-FETs with low hysteresis, high ON current, as well as high ON-OFF ratio. The research paper "Van der Waals polarity-engineered 3D integration of 2D complementary logic" is published in Nature.

Please sign in or register for FREE

If you are a registered user on Research Communities by Springer Nature, please sign in