FPGA Acceleration of large 3-D stencils
Large 3-D stencil computation over large grids represents a formidable challenge for any computing platform. In this work we managed to achieve maximum possible throughput under the off-chip DDRAM memory throughput constraint.